

THE EFFECT OF VACUUM REFLOW PROCESSING ON SOLDER JOINT VOIDING AND THERMAL FATIGUE RELIABILITY

Richard Coyle¹, Dave Hillman², Michael Barnes³, David Heller³,
 Charmaine Johnson¹, Richard Popowich¹, Richard Parker⁴,
 Keith Howell⁵, Joerg Trodler⁶, Adam Murling⁷

¹Nokia Bell Labs, Murray Hill, NJ, USA

²Rockwell Collins, Iowa, USA

³Heller Industries, Florham Park, NJ, USA

⁴iNEMI, Tipton, IN, USA

⁵Nihon Superior Co., Ltd., Osaka, Japan

⁶Heraeus, Frankfurt, Germany

⁷Indium Corp., Clinton, NY, USA

richard.coyle@nokia-bell-labs.com david.hillman@rockwellcollins.com

ABSTRACT

A test program was developed to evaluate the effectiveness of vacuum reflow processing on solder joint voiding and subsequent thermal cycling performance. Area array package test vehicles were assembled using conventional reflow processing and a solder paste that generated substantial void content in the solder joints. Half of the population of test vehicles then were re-processed (reflowed) using vacuum reflow. Transmission x-ray inspection showed a significant reduction in solder voiding after vacuum processing. The solder attachment reliability of the conventional and vacuum reflowed test vehicles was characterized and compared using two different accelerated thermal cycling profiles. The thermal cycling results are discussed in terms of the general impact of voiding on solder thermal fatigue reliability, results from the open literature, and the evolving industry standards for solder voiding. Recommendations are made for further work based on other void reduction methods and additional reliability studies.

Key words: Solder joint voiding, vacuum reflow processing, thermal fatigue reliability, thermal cycling, lead-free alloys.

INTRODUCTION

The relationship between voiding and reliability of area array solder joints has been a topic of both study and debate for many years. The root cause of voids in solder joints is understood and has been documented in numerous publications on the topic [1-3]. There are industry guidelines for characterizing voiding [4, 5] but inspecting area arrays intrinsically is difficult and quantifying void content can be equally challenging.

The review of solder joint voiding by Aspandiar is a benchmark for discussion on this subject [3]. His analysis, summarized in Figure 1, shows that there are multiple types of voids and multiple void formation mechanisms. Voids can

be differentiated with respect to how they are formed, where they reside in the solder joint and how they affect the reliability of the solder joint. Aspandiar further argues that during various types of stress testing such as temperature cycling, or mechanical shock and bending, cracks are more prone to initiate and propagate through these near-interfacial regions than in proximity to the geometric center of the solder joint. This hypothesis is illustrated in Figure 2a and Figure 2b.

Type of Voids	Description	Photos
Macro Voids	Voids generated by the evolution of volatile ingredients of the fluxes within the solder paste; typically 4 to 12 mils (100 to 300 µm) in diameter, these are usually found anywhere in the solder joint; IPC's 25% max area spec requirement is targeted toward process voids; NOT unique to LF solder joints. Sometimes referred to as "Process" voids	
Planar Micro Voids	Voids smaller than 1 mil (25 µm) in diameter, generally found at the solder to land interfaces in one plane; though recent occurrence on Immersion Silver surface finish has been highlighted these voids are also seen on ENIG and OSP surface finishes; cause is believed to be due to anomalies in the surface finish application process but root cause has not been unequivocally determined. Also called "champagne" voids	
Shrinkage Voids	Though not technically voids, these are linear cracks, with rough, 'dendritic' edges emanating from the surface of the solder joints; caused by the solidification sequence of SAC solders and hence, unique to LF solder joints; also called sink holes and hot tears	
Micro-Via Voids	4 mil (100 µm) and more in diameter caused by microvias in lands; these voids are excluded from 25% by area IPC spec; NOT unique to LF solder joints	
Pinhole Voids	Micron sized voids located in the copper of PCB lands; but also visible through the surface finish; Generated by excursions in the copper plating process at the board suppliers	
Kirkendall Voids	Sub-micron voids located between the TMC and the Copper Land; Growth occurs at High Temperatures; Caused by Difference in Inter-diffusion rate between Cu and Sn. Also Known as "Horsting" Voids.	

Figure 1. Solder Joint Void Classifications [3]




Figure 2a. Locations within a BGA solder joint where voids are expected to have a greater risk on joint reliability [3].

To be published in the Proceedings of SMTA International, September 17 - 21, 2016, Rosemont, IL.




Figure 2b. Illustrations of void-assisted cracking at the PCB side (above) and package side (below) of the solder joints.



It is critical to understand if there is a correlation between area array solder joint voiding and the long term, thermal fatigue reliability of solder joints. Requirements for resistance to thermal fatigue are a priority for the products of many high reliability end users [6]. Solder joints age and degrade during service and eventually fail by the wear out mechanism of thermally activated solder fatigue (creep fatigue) [7], which is the major wear-out failure mode and major source of failure for surface mount (SMT) components in electronic assemblies [8].

A specific type of voiding called planar microvoiding has been shown to lower reliability either by effectively reducing the attachment area or by weakening the solder in regions of the solder joint where cracks tend to propagate [9]. This effect is illustrated by the Weibull plot in Figure 3, in which planar microvoiding reduces the characteristic lifetime η (thermal fatigue reliability) by 23%. The photomicrographs taken from orthogonal cross sections of failed thermal cycling samples show that microvoiding and its effects on crack propagation are not always evident or easy to detect using standard failure analysis techniques. A similar effect due to planar voiding was reported for mechanical reliability testing performed by Mukadam et al [10]. Planar microvoiding however, is a specialized case of voiding most often associated with surface finish issues or surface contamination.

Such a clear correlation has not been established between process macro voiding and decreased reliability. Aspandiar points out that the current industry position states that macrovoids do *not* affect solder joint reliability [3]. That position is supported by results from several studies in which macrovoids did not reduce board level reliability [11-13].

To be published in the Proceedings of SMTA International, September 17 - 21, 2016, Rosemont, IL.

Independent investigations by Sethuraman [14], Coyle [15], and Hillman [16] found that the presence of a voids was not necessarily sufficient to lower solder joint reliability. Rather, the location of void relative to the solder joint failure crack path has a much larger impact than the existence of the void alone.



* adapted from Coyle et al IEEE Trans. CPMT 2003 [5]

Figure 3. The Weibull plot illustrates the influence of planar microvoiding on thermal fatigue reliability. The imbedded planar or flat section photomicrographs show the reduction in solder joint attachment area caused by planar voiding. The lower photomicrographs are fatigue failures that show that the planar microvoiding is not always obvious in orthogonal cross sections [9].

Because a finished electronic assembly can be rejected based on the IPC guidelines for macro or process voiding defects [4, 5], it is desirable to eliminate voiding, or least reduce the void density substantially. Various process techniques have been employed to reduce voiding including reflow profile modifications, nitrogen atmosphere reflow, and implementation of special solder paste formulations and stencil designs [17]. Despite attempts to optimize processes and minimize voiding, a certain amount of solder joint voiding in typical surface mount assemblies is considered inevitable.

Vacuum reflow is an acknowledged process option for reducing void density in solder joints. However, Sweatman et al showed that vacuum reflow by itself does not ensure a void-free solder joint [18]. Thus even with vacuum reflow, the debate remains regarding the effect of voiding on solder joint reliability. This paper reports the results from a test

program designed to evaluate the effectiveness of vacuum reflow processing on solder joint voiding and on thermal fatigue reliability of the solder joints measured by thermal cycling. The thermal cycling results are discussed in terms of the general impact of voiding on solder thermal fatigue reliability, results from the open literature, and the evolving industry standards for solder voiding.

EXPERIMENTAL

Component and Test Board Description

The printed circuit board (PCB) test vehicle and components, shown in Figure 4, was developed originally for the iNEMI Alloy Alternatives study [19].




Figure 4. A populated printed circuit board test vehicle.

The test boards were populated with daisy-chained 192CABGA and 84CTBGA packages fabricated with Pb-free solder spheres. The printed circuit board (PCB) test vehicle is 2.36 mm (93 mils) thick, with a 6 layer construction and 16 sites each for the 192CABGA and 84CTBGA. The test boards were fabricated with Panasonic R-1755V high temperature PCB laminate and Entek HT Plus organic solderability preservative (OSP) final finish. The component and PCB attributes are shown in Table 1.

Table 1. 192CABGA, 84CTBGA, and printed circuit board test vehicle attributes.

BGA Package Attributes		
Designation	192CABGA	84CTBGA
Die Size	12x12 mm	5x5 mm
Package Size	14x14 mm	7x7 mm
Ball Array	16x16	12x12
Ball Pitch	0.8 mm	0.5 mm
Ball Diameter	0.46 mm	0.3 mm
Pad Diameter	0.381 mm	0.3 mm
Pad Finish	Electrolytic Ni/Au	Electrolytic Ni/Au
Au thickness	0.6 μm	0.6 μm
PCB Attributes		
Dimensions	165 x 178 x 2.36 mm	
Laminate	Panasonic R-1755V	
Surface Finish	Entek HT OSP	
No. Cu Layers	6	
Pad Diameter	0.356 mm	0.254 mm
Solder Mask Dia.	0.483 mm	0.381 mm
Laminate	Panasonic R-1755V	
Glass Transition Temperature, T _g	165 °C	
Decomposition Temperature, T _d	350 °C	
Room Temperature Storage Modulus	11.6 Gpa	

Test Vehicle Surface Mount Assembly

The test boards were assembled using a conventional reflow process with a nominal peak reflow temperature of 250°C and a nominal measured time above liquidus of 60 seconds. The Pb-free solder paste used for assembly generated substantial void content in the solder joints. Subsequently, half of the population of test vehicles were re-processed using vacuum reflow to reduce the voiding.

The vacuum assisted reflow was performed in a 15-zone convection reflow oven with 3 convection cooling zones. The vacuum oven is located between heating zone 15 and cooling zone 1. The peak temperature was 238°C, and the time above liquidus (217°C), and soak time for the re-assembly reflow were 80 seconds and 65 seconds respectively. The convection zone set points are depicted in Table 2 for this re-assembly reflow process. The vacuum reflow chamber IR Panel heater was set to 300 °C for this process.

Table 2. Convection reflow heat zone set points for the re-assembly reflow process.

Zone	Top (°C)	Bottom (°C)	Zone	Top (°C)	Bottom (°C)
1	190	190	9	200	200
2	200	200	10	200	200
3	200	200	11	200	200
4	200	200	12	240	240
5	200	200	13	255	255
6	200	200	14	265	265
7	200	200	15	265	265
8	200	200			

The vacuum reflow profile for the re-assembly process is shown in Figure 5. The red rectangle denotes the total time the substrates were in the vacuum chamber, which is approximately 60 seconds. This total time includes transport of the test vehicles in and out of the vacuum chamber as well as pump down, refill and dwell times. The pump down time is 8 seconds, the dwell time at 10 torr vacuum is 20 seconds, and the refill time is approximately 5 seconds. The peak temperature in the reflow profile is achieved while the substrates are in the vacuum chamber under IR Panel heating.




Figure 5. Vacuum reflow profile used in the re-assembly process. The total time in the vacuum chamber, outlined by the red rectangle, is 60 seconds. The vacuum dwell time at 10 torr is 20 seconds.

The vacuum chamber located within the convection reflow oven is shown in Figure 6 with the vacuum doors open, ready to receive a substrate.



Figure 6. Vacuum reflow chamber shown within the convection reflow oven.

CTE Measurements

Solder joint attachment reliability is dependent strongly on the coefficient of thermal expansion (CTE) mismatch between the package and the PCB [20, 21]. The CTE of the PCB was measured using a thermomechanical analyzer (TMA) and the composite coefficients of thermal expansion of the 192CABGA and 84CTBGA packages were measured using microscopic Moiré interferometry. The CTE data for the PCB and the two BGA components are shown in Table 2 and Table 3.

Table 2. The composite CTE of the PCB test vehicle fabricated with Panasonic R-1755V laminate measured using a thermomechanical analyzer (TMA).

PCB Laminate	Effective CTE α (ppm/°C)	
	T °C:20~140	
	x-direction	y-direction
Panasonic R-1755V	13.5	16.1

Table 3. The effective CTE for 192CABGA and 84CTBGA measured by cross sectional Moiré.

BGA Package	Effective CTE α (ppm/°C)	
	T °C:24~130	
	x-direction	y-direction
192CABGA	8.6	10.1
84CTBGA	10.9	11

Accelerated Temperature Cycling

The daisy-chained components and the test circuit boards enabled electrical continuity testing after surface mount assembly and in situ, continuous monitoring during thermal cycling. Thermal cycling was done in accordance with the IPC-9701A guideline [22]. The solder joints were monitored using an event detector set at a resistance limit of 1000 ohms. The failure data are reported as characteristic life η (the number of cycles to achieve 63.2% failure) and slope β from a two-parameter Weibull analysis.

The two accelerated temperature cycling profiles are shown in Table 4. These profiles are associated most often with the reliability requirements for telecommunications, represented by 0/100 °C (TC1), and requirements for military/defense represented by -55/125 °C (TC4) [22].

Table 4. Thermal Cycling Profiles.

Thermal Cycle	Minimum Temp (°C)	Maximum Temp. (°C)	Temp. Range ΔT	Dwell Time (min.)
TC1	0	100	100	10
TC4	-55	125	180	10

Experimental Test Matrix

The components and thermal cycling profiles are shown in Table 5. Each test cell contains replicate fully populated test boards to provide an initial sample size of 32 192CABGA and 32 84CTBGA components. Additional samples were assembled for baseline quality and microstructural characterization.

Table 5. Component samples sizes for the accelerated temperature cycling test matrix.

Component	0/100 °C Sample Size	-55/125 °C Sample Size
192CABGA	32	32
84CTBGA	32	32

Solder Joint Void Characterization and Failure Analysis

Transmission x-ray inspection and metallographic cross sectional analysis were used to characterize solder joint voiding and time-zero microstructures of representative board level assemblies. The baselines document the time zero

condition to enable comparisons to samples removed from the temperature cycling chambers for failure analysis. The solder joint quality and microstructure were documented using optical and scanning electron microscopy. The SEM was operated in the backscattered electron imaging (BEI) mode to differentiate phases in the Pb-free microstructure.

RESULTS

Solder Joint Void Characterization

The factory x-ray inspection on the conventional or standard SMT (STD SMT) reflow assembly revealed substantial void content in the BGA solder joints of both components. The x-ray images in Figure 7a (192CABGA) and Figure 8a (84CTBGA) are typical of the extent and size of the solder voids. Note that the largest voids result in a noticeable increase in the diameter of the solidified solder spheres.

Half of the population of voided test vehicles was subjected to secondary assembly using vacuum reflow processing to reduce the voiding. The x-ray images in Figure 7b (192CABGA) and Figure 8b (84CTBGA) show the resultant solder joint quality after vacuum reflow. In the expanded x-ray images (identified as STD SMT + VAC SMT), there is no indication of solder voiding in either component after vacuum reflow processing.




Figure 7. Transmission x-ray images of a) a typical heavily voided 192CABGA after SMT assembly and b) the same 192CABGA with solder voiding eliminated by subsequent vacuum reflow processing.




Figure 8. Transmission x-ray images of a) a typical heavily voided 84CTBGA after SMT assembly and b) the same 84CTBGA with solder voiding eliminated by subsequent vacuum reflow processing.

Cross sectional views of the voiding are shown in the optical photomicrographs in Figure 9. Many of the voids observed in the cross-sectional analysis exceed the IPC-JSTD-001 BGA maximum void criteria of 30% of the X-ray image area [23]. This observation is supported qualitatively by the noticeable increase in the diameter of the solidified solder spheres shown in the x-ray images in Figure 7.

In comparison to the planar x-ray images in Figures 8 and 9, cross sectional images can show the position of the void relative to the soldered interfaces where fatigue cracks are expected to propagate (see Figure 2). Because the voiding is not always centered in the solder sphere or on the pads (see x-ray images), cross sectional images may not represent the size of the voids accurately. In the worst case, an offset void may not appear at all in a cross sectional image. However, some of the images in Figure 9 illustrate the risk of void location at a soldered interface, thereby increasing the risk of earlier failure in thermal cycling. For failure analysis, cross sectional images can be used to complement the x-ray images, but destructive cross sectioning obviously cannot be used to characterize samples before they are placed into thermal cycling.




Figure 9. Optical photomicrographs showing a variety of solder joint voids and void locations in the 192CABGA and 84CTBGA components. Note, the voids in some solder joints are located near a soldered interface where fatigue cracks propagate (shown schematically in Figure 2b), thereby increasing the risk of earlier failure in thermal cycling.

Thermal Cycling

Figure 10 and Figure 11 are Weibull distribution plots from the 0/100 °C and -55/125 °C thermal cycling tests respectively. Table 6 provides a summary of the Weibull statistics for those two tests.




Figure 10. The Weibull distribution plots for the 192CABGA and 84CTBGA packages from the 0/100 °C thermal cycling showing the improved reliability after eliminating voiding with vacuum SMT processing.

To be published in the Proceedings of SMTA International, September 17 - 21, 2016, Rosemont, IL.




Figure 11. The Weibull distribution plots for the 192CABGA and 84CTBGA packages from the -55/125 °C thermal cycling showing the improved reliability after eliminating voiding with vacuum SMT processing.

Table 6. Summary of Weibull statistics for the 192CABGA and 84CTBGA packages with and without vacuum processing.

Thermal Cycling Data 0/100 °C			
192CABGA			
Solder Reflow Process	Characteristic Lifetime η (cycles)	Slope β	Correlation Coefficient r^2
Standard SMT	1563	3.8	0.88
Vacuum SMT	2384	9.5	0.97
84CTGA			
Standard SMT	4401	4.4	0.94
Vacuum SMT	5883	13.5	0.97
Thermal Cycling Data -55/125 °C			
192CABGA			
Solder Reflow Process	Characteristic Lifetime η	Slope β	Correlation Coefficient r^2
Standard SMT	966	3.6	0.96
Vacuum SMT	1618	13.7	0.97
84CTGA			
Standard SMT	2163	3.5	0.81
Vacuum SMT	4511	10.0	0.96

The thermal cycling results show a clear improvement in characteristic lifetime (reliability) and Weibull slope (data quality) with vacuum processing. Although BGA solder joint voiding very often does not present an attachment reliability

risk [14-16], the large size and the location of voiding in the current samples affects the failure process during thermal cycling. Additionally, it is reasonable to assume that variations in voiding within individual samples and across the sample sets account for the lower Weibull slopes.

Failure Analysis

The -55/125 °C thermal cycling test started substantially after the 0/100 °C test, and only samples from the 0/100 °C cycle were available for failure analysis at the time of this writing. Examples of void-assisted solder joint failures from the TC1 0/100 °C thermal cycling test are shown in the optical photomicrographs in Figure 12. The large solder voids reduce the effective attachment area through which the crack propagates, thereby reducing the number of cycles to failure. The failure mode remains solder fatigue, and the reduction in fatigue life is attributed to the geometric effect of reducing the crack path. These samples are two of the earliest failures in the 0/100 °C thermal cycling test, and it certainly is reasonable to assume that the earlier failure is related to the immense size of the voids.




Figure 12. Optical photomicrographs showing void-assisted solder joint failures after in 0/100 °C thermal cycling for the 192CABGA and 84CTBGA (STD SMT).

The optical photomicrographs in Figure 13 show examples of solder joint failures (0/100 °C thermal cycling) in samples that were vacuum processed. These images show bulk solder cracking characteristic of thermal fatigue in SAC alloys. In the 192CABGA package, the failures occur mostly at the PCB side of the solder joints, with some fatigue crack initiation is found at the package side. Although package-side solder joint failures are typical in BGA thermal cycling experiments, PCB-side failures are known to occur with this

192CABGA package [24]. The fatigue failures in the 84CTBGA package are found in the bulk solder at the package-side location more typical for BGA fatigue cracking.

The metallographic images of components that failed during thermal cycling confirm the findings from the Weibull analysis summarized in Table 6 and are in agreement with the IPC-JSTD-001 maximum void criteria. It is clear that vacuum reflow has remediated the solder process voiding and likewise remediated the thermal fatigue reliability of the solder. When the voiding is extremely large and occupies a position in the potential fatigue crack path, the reduction in characteristic lifetime caused by void-assisted fracture of the solder joint is between 25 and 50%. This relationship between solder joint life, voiding, and the absence of voiding has been demonstrated dramatically using two different components and two different thermal cycling profiles.




Figure 13. Optical photomicrographs showing solder joint fatigue failures in the 192CABGA and 84CTBGA packages. The thermal cycling profile was 0/100 °C.

FUTURE WORK

The -55/125 °C test was nearing completion at the time of this writing, but there was not enough time to complete the failure analysis of samples from that thermal cycling profile. The failure analysis and characterization for the -55/125 °C thermal cycling profile will be reported later. Based on the Weibull statistics the failure analysis is expected to yield results consistent with observations from the 0/100°C test.

The thermal cycling results show a clear improvement in characteristic lifetime (reliability) and Weibull slope (data quality) with vacuum processing. However, the basis of the current study is remediation of voiding in existing solder joints, which can be described as a rework process at the

board level. End users that struggle with voiding that exceeds specifications would prefer to eliminate voiding during the initial reflow, rather than rework the voided product. To strengthen the comparison, it would be valuable to evaluate the solder joint assembly quality of boards where the initial SMT assembly was done using vacuum reflow and the paste from the current study that generated voiding.

SUMMARY AND CONCLUSIONS

A program was conducted to evaluate the effectiveness of vacuum reflow processing on solder joint voiding and thermal fatigue reliability of two different Pb-free area array package test vehicles. Surface mount assembly was performed using conventional reflow processing and a solder paste that generated substantial void content in the solder joints. Half of the test vehicles were re-processed using vacuum reflow. Thermal cycling was performed using 0/100 °C and -55/125 °C profiles. The key findings from the thermal cycling tests and subsequent failure analysis are as follows:

- X-ray and metallographic inspections showed that the solder paste was effective at producing extreme voiding in many of the ball locations in both components. A significant number of the observed voids exceeded the IPC-JSTD-001 maximum void size criteria.
- X-ray and metallographic inspections showed that subsequent vacuum reflow processing eliminated virtually all the voiding in both components.
- The thermal cycling results demonstrate a clear improvement in characteristic lifetime (reliability) and Weibull slope (data quality) with vacuum processing. Characteristic lifetimes after vacuum processing were improved by 25-50%.
- Metallographic cross-sectional analysis showed a void-assisted failure mode in samples built with the standard surface mount assembly process. Extremely large, strategically placed voids reduce reliability by the simple geometric effect of reducing the effective path area for fatigue crack propagation. Comparable metallographic analysis of vacuum processed samples show the expected thermal fatigue mode in the bulk solder.
- Although BGA solder joint voiding typically does not present an attachment reliability risk [14-16], the large size and the location of voiding in the current samples resulted in a significant effect on the number of cycles to failure and the failure process during thermal cycling.

ACKNOWLEDGMENTS

The authors acknowledge David Godlewski from the iNEMI 3rd Generation Alternative Alloy Project and Grace O'Malley from iNEMI Operations for project coordination. The authors also acknowledge the management teams from Rockwell Collins, Heller Industries, and Nokia Bell Labs for their support. Many thanks to Jim Fuller of Sanmina, Robert Smith and Marshall Andrews of the HDP User Group, and Michiharu Hayashi of CMK America for PCB test vehicle support. The authors also thank Raiyo Aspandiar of Intel for his expert technical contributions on solder voiding

To be published in the Proceedings of SMTA International, September 17 - 21, 2016, Rosemont, IL.

phenomena.

REFERENCES

- [1] Ning-Cheng Lee, **Reflow Soldering Processes and Troubleshooting SMT, BGA, CSP and Flip Chip Technologies**, "SMT problems During Reflow, Section 6.1, Voiding," Butterworth-Heinemann, Reed Elsevier Group, 2002.
- [2] R. J. Klein Wassink, **Soldering in Electronics, A Comprehensive Treatise on Soldering Technology for Surface Mounting and Through-Hole Techniques**, 2nd Edition, Electrochemical Publications, Great Britain, 310-311, 1984.
- [3] Raiyo F. Aspandiar, "Voids in Solder Joints," *Proceedings of SMTAI 2006*, 406-415, Chicago, IL, September 2006.
- [4] IPC-A-610D, "Acceptability of Electronics Assemblies," Section 8.2.12.4, 8-83, IPC, February 2005.
- [5] IPC-7095B, "Design and Assembly Process Implementation for BGAs," Section 7.5.1, 76-83., IPC, October 2004.
- [6] Gregory Henshall, Keith Sweatman, Keith Howell, Joe Smetana and Richard Coyle, Richard Parker, Stephen Tisdale, Fay Hua, Weiping Liu, Robert Healey, Ranjit S. Pandher, Derek Daily, Mark Currie, Jennifer Nguyen, "iNEMI Lead-Free Alloy Alternatives Project Report: Thermal Fatigue Experiments and Alloy Test Requirements," *Proceedings of SMTAI*, 317-324, San Diego CA, 2009.
- [7] Joe Smetana, Richard Coyle, Peter Read, Richard Popowich, Debra Fleming, and Thilo Sack, "Variations in Thermal Cycling Response of Pb-free Solder Due to Isothermal Preconditioning," *Proceedings of SMTAI 2011*, 641-654, Fort Worth, TX, October 2011.
- [8] Werner Engelmaier, "Surface Mount Solder Joint Long-Term Reliability: Design, Testing, Prediction," *Soldering and Surface Mount Technology*, vol. 1, no. 1, 14-22, February, 1989.
- [9] Richard J. Coyle, Diane E. Hodges Popp, Andrew Mawer, Donald P. Cullen, George M. Wenger, and Patrick P. Solan, "The Effect of Modifications to the Nickel/Gold Surface Finish on Assembly Quality and Attachment Reliability of a Plastic Ball Grid Array," "The Effect of Modifications to the Nickel/Gold Surface Finish on Assembly Quality and Attachment Reliability of a Plastic Ball Grid Array," *IEEE Transactions on Components and Packaging Technologies*, vol. 26, no. 4, 724-732, December 2003.
- [10] Muffadal Mukadam, Norman Armendariz, Raiyo Aspandiar, Mike Witkowski, Victor Alvarez, Andrew Tong, Betty Phillips, and Gary Long, "Planar Microvoiding in Lead-Free Second-Level Interconnect Solder Joints," *Proceedings of SMTAI 2006*, 393-405, Chicago, IL, September 2006.
- [11] Donghyun Kim, Ken Hubbard, Bala Nandagopal, Mason Hu, Sue Teng, Ali Nouri, "Effect of Voiding on Solder Joint Shock and Thermal Reliability," *Proceedings of IPC APEX 2006*, S31-03-01 to S31-03-10.
- [12] D. R. Banks, T. E. Burnette, Y. Cho, W. T. DeMarco, and A. J. Mawer, "Effect of Solder Joint Voiding on Plastic

- Ball Grid Array Reliability,” *Proceedings of Surface Mount International 1996*, 121-126, Chicago, IL, September 1996.
- [13] M. Wickham, M. Dusek, L. Zou, and C. Hunt, “Effect of Voiding on Lead-Free Reliability,” *NPL Report DEPC MPR 033*, April 2005.
- [14] Sundar Sethuraman, Richard Coyle, Richard Popowich and Peter Read, “The Effect of Process Voiding on BGA Solder Joint Fatigue Life Measured in Accelerated Temperature Cycling,” *Proceedings of SMTAI 2007*, 368-373, Orlando, FL, October 2007.
- [15] Richard Coyle, Heather McCormick, Peter Read, Richard Popowich, and John Osenbach, “The Influence of Solder Void Location on BGA Thermal Fatigue Life,” *Proceedings of SMTAI 2010*, 132-140, Orlando, FL, October 2010.
- [16] David Hillman, Dave Adams, Tim Pearson, Brad Williams, Brittany Petrick, Ross Wilcoxon, David Bernard, John Travis, Evstatin Krastev, and Vineeth Bastin, “The Last Will and Testament of the BGA Void,” *Proceedings of SMTAI 2011*, 163-177, Fort Worth, TX, October 2011.
- [17] Wisdom Qui, “How to reduce voiding in components with large pads,” *SMTA China East Technology Conference*, May 2011, and *Indium Corporation Technical Paper*, http://www.globalspec.com/Indium/ref/how_to_reduce_voiding_in_components_with_large_pads_98788_r0.pdf.
- [18] Keith Sweatman, Takashi Nozu, and Tetsuro Nishimura “Optimizing Solder Paste for Void Minimization with Vacuum Reflow,” *Proceedings of SMTAI 2012*, 903-910, Orlando, FL, October 2012.
- [19] Gregory Henshall, Jian Miremadi, Richard Parker, Richard Coyle, Joe Smetana, Jennifer Nguyen, Weiping Liu, Keith Sweatman, Keith Howell, Ranjit S. Pandher, Derek Daily, Mark Currie, Tae-Kyu Lee, Julie Silk, Bill Jones, Stephen Tisdale, Fay Hua, Michael Osterman, Bill Barthel, Thilo Sack, Polina Snugovsky, Ahmer Syed, Aileen Allen, Joelle Arnold, Donald Moore, Graver Chang, and Elizabeth Benedetto, “iNEMI Pb-Free Alloy Characterization Project Report: Part I – Program Goals, Experimental Structure, Alloy Characterization, and Test Protocols for Accelerated Temperature Cycling,” *Proceedings of SMTAI 2012*, 335-347, Orlando, FL, October 2012.
- [20] Werner Engelmaier, “Surface Mount Solder Joint Long-Term Reliability: Design, Testing, Prediction,” *Soldering and Surface Mount Technology*, vol. 1, no. 1, 14-22, February, 1989.
- [21] W. Engelmaier, “The use environments of electronic assemblies and their impact on surface mount solder attachment reliability,” *IEEE Trans. Components, Hybrids, and Manufacturing Technology*, vol. 13, no.4, 903-908, December 1990.
- [22] IPC-9701A, “Performance Test Methods and Qualification Requirements for Surface Mount Solder Attachments,” IPC, Bannockburn, IL, 2006.
- [23] IPC-JSTD-001, **Requirements for Soldered Electrical and Electronic Assemblies**, Revision F, IPC, Bannockburn, IL, July 2014.
- [24] Jim Wilcox, Richard Coyle, Pete Read, Michael Meilunas, and Richard Popowich, “The Influence of Die Size and Distance from Neutral Point on the Thermal fatigue *To be published in the Proceedings of SMTA International, September 17 - 21, 2016, Rosemont, IL.*
- Reliability of a Chip Array BGA,” *Proceedings of SMTAI 2016*, 122-133, Chicago, IL, October 2016.